




# Sierra Components, Inc.

2222 Park Place • Suite 3E • Minden, Nevada 89423  
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



PAD LAYOUT TABLE

| PAD # | PAD FUNCTION | PAD # | PAD FUNCTION |
|-------|--------------|-------|--------------|
| 1     | VDD          | 6     | DGND         |
| 2     | VREF         | 7     | LD NOT       |
| 3     | RFB          | 8     | SRI          |
| 4     | IOUT         | 9     | CLK          |
| 5     | AGND         |       |              |

Top Material: Aluminum  
 Backside Material: Silicon  
 Bond Pad Size: .004" X .004" min.  
 Backside Potential:  
 Mask Ref:

APPROVED BY: DK

DIE SIZE .070 x .110"

DATE: 6/7/16

MFG: Texas Inst.

TICKNESS .015"

P/N: DAC8043